DE150-501N04A
RF Power MOSFET

Key Attributes

Characteristic	Rating	Unit
V_{DSS}	500	V
$R_{DS(on)}$	≤ 1.5	Ω
I_{D25}	4.5	A
P_{tot}	135	W



Pinout Diagram (DE150)



S_{G1}, S_{G2}: Gate side source pins

S_{D1}, S_{D2}: Drain side source pins

Description

The DE150-501N04A is a 500V, N-channel, enhancement mode MOSFET fabricated with Littelfuse's advanced low Q_g process.

With high input impedance and a low maximum on-resistance of 1.5 Ω, the DE150-501N04A offers high power output in a small package with low input drive requirements. Low input capacitance and low gate charge enable operation at full power up to > 100 MHz.

The DE150-501N04A is available in a flat, 6-lead SMD power package that incorporates an electrically isolated bottom side pad that enables efficient heat sinking.

Features

- 500 V breakdown voltage
- 1.5 Ω maximum on-resistance
- V_{GS}: 2.5 V to 4 V
- $T_{vj(max.)}$: 125 °C
- High input impedance
- Electrically isolated substrate
  - High isolation voltage (> 2500 V)
  - Excellent thermal transfer
  - Increased temperature and power
- Littelfuse advanced low Q_g process
- Low gate charge and capacitances
  - Easier to drive
  - Faster switching
- Very low insertion inductance (< 2 nH)

Benefits

- High speed switching at frequencies up to > 100 MHz
- Easy to mount - no insulators needed
- High power density

Ordering Information

Part Number	Description
DE150-501N04A	6-lead SMD (40/Tube)

SC 10/31/2024
DE150-501N04A_R06

Absolute Maximum Ratings

Characteristic	Symbol	Conditions	Value	Unit
Drain-source voltage	V_{DSS}	T_{vj} = 25 °C to 125 °C	500	V
Drain-gate voltage	V_{DGR}	T_{vj} = 25 °C to 125 °C; R_{GS} = 1 MΩ	500	
Gate-source voltage:				
Continuous	V_{GS}	—	±20	V
Transient	V_{GSM}		±30	
Drain current:				
Continuous	I_{D25}	T_c = 25 °C	4.5	A
Pulse [1]	I_{DM}		27	
Repetitive avalanche current	I_{AR}		4.5	A
Rate of rise of voltage	dV/dt	$I_S \le I_{DM}$, dI/dt ≤ 100 A/µs, $V_{DD} \le V_{DSS}$, $T_{vj} \le$ 125 °C, R_G = 0.2 Ω (External)	3.5	V/ns
		I_S = 0	>200	
Power dissipation:				
Total	P_{tot}	T_c = 25 °C	135	W
Heat Sink	P_{DHS} [2]		66	
Ambient	P_{DAMB}		2.3	
Operating temperature	T_a	—	0 to 100	°C

[1] *Pulse width limited by $T_{vj(max.)}$*
[2] *Derate 4.4W/°C above 25 °C*

Absolute Maximum Ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.

Thermal Resistance

Characteristic	Symbol	Conditions	Value	Unit
Junction-to-case	$R_{th(j-c)}$	—	0.74	K/W
Junction-to-heatsink	$R_{th(j-s)}$		1.5	

Package Weight

Characteristic	Symbol	Conditions	Value	Unit
Weight (Typ.)	—	—	2	g

Electrical Characteristics

Unless otherwise specified, device characteristics are at T_{vj} = 25 °C. Typical values are characteristic of the device at T_{vj} = 25 °C and are the result of engineering evaluations. They are provided for informational purposes only and are not part of the manufacturing testing requirements.

Parameter	Symbol	Conditions	Value			Unit
			Min	Typ	Max	
Drain-source breakdown voltage	V_{DSS}	V_{GS} = 0V, I_D = 3 mA	500	—	—	V
Gate threshold voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = 250 µA	2.5	3.4	4	V
Gate leakage current	I_{GSS}	V_{GS} = ±20 V_{DC}, V_{DS} = 0	—	—	±100	nA
Drain-source leakage current	I_{DSS}	V_{DS} = 0.8 V_{DSS}, V_{GS} = 0, T_{vj} = 25 °C	—	—	25	µA
		V_{DS} = 0.8 V_{DSS}, V_{GS} = 0, T_{vj} = 125 °C	—	—	250	
Drain-source on-state resistance	$R_{DS(on)}$	V_{GS} = 15V, I_D = 0.5 I_{D25}, Pulse test: $T \le 300$ µs, D ≤ 2 %	—	1.2	1.5	Ω
Forward transconductance	g_{fs}	Pulse test: V_{DS} = 60V, I_D = 0.5 I_{D25}	—	1.9	—	S
Temperatures:						
Maximum Virtual Junction Temp.	$T_{vj(max.)}$	—	—	—	125	°C
Storage Temperature	T_{stg}	—	0	—	125	
Lead Temperature	T_L	1.6 mm (0.063 in) from case, t ≤ 10 s	—	300	—	
Gate resistance	R_G	—	—	—	5	Ω
Capacitance:						
Input	C_{iss}	V_{GS} = 0V, V_{DS} = 0.8 $V_{DSS(max.)}$, f = 1 MHz	—	570	—	pF
Output	C_{oss}		—	75	—	
Reverse Transfer	C_{rss}		—	3	—	
Stray Inductance Back Metal to any Pin	C_{stray}	f = 1 MHz	—	16	—	pF
Switching speeds:						
Turn-on delay	$t_{d(on)}$	V_{GS} = 15V, V_{DS} = 0.8 V_{DSS} I_D = 0.5 I_{DM} R_G = 0.2 Ω (External)	—	4	—	ns
Turn-on	t_{on}					
Turn-off delay	$t_{d(off)}$					
Turn-off	t_{off}					
Charge:						
Gate	$Q_{G(on)}$	V_{GS} = 10V, V_{DS} = 0.5 V_{DSS}, I_D = 0.5 I_{D25}, I_G = 3 mA	—	14	—	nC
Gate-source	Q_{GS}		—	3.5	—	
Gate-drain	Q_{GD}		—	5.5	—	

Source-Drain Diode

Parameter	Symbol	Conditions	Value			Unit
			Min	Typ	Max	
Continuous source current	I_S	V_{GS} = 0V	—	—	4.5	A
Maximum pulsed source current	I_{SM}	Repetitive, Pulse width limited by $T_{vj(max.)}$	—	—	27	A
Forward voltage drop	V_{SD}	I_F = I_S, V_{GS} = 0V, Pulse test: T ≤ 300 µs, D ≤ 2 %	—	—	1.4	V
Reverse recovery time	t_{rr}	—	—	900	—	ns

Performance Data

Typical Transfer Characteristics
V_{DS} = 60 V, PW = 20 µs



Typical Output Characteristics



Gate Charge vs. Gate-to-Source Voltage
V_{DS} = 250 V, I_D = 2.25 A



V_{DS}, Voltage vs. Capacitance



SPICE model for DE150-501N04A

The DE-SERIES SPICE Model is illustrated in Figure 1. The model is an expansion of the SPICE level 3 MOSFET model. It includes the stray inductive terms LG, LS and LD. RD is the $R_{DS(on)}$ of the device, RDS is the resistive leakage term. The output capacitance, C_{oss}, and reverse transfer capacitance, C_{rss}, are modeled with reversed biased diodes. This provides a varactor type response necessary for a high power device model. The turn on delay and the turn off delay are adjusted via RON and ROFF.



Net List:

```
*SYM=POWMOSN
.SUBCKT 501N04A 10 20 30
* TERMINALS: D G S
*  1000 Volt 4.5 Amp 1.5 ohm N-Channel Power MOSFET 10-30-2000
M1 1 2 3 3 DMOS L=1U W=1U
RON 5 6 9.5
DON 6 2 D1
ROF 5 7 3.5
DOF 2 7 D1
D1CRS 2 8 D2
D2CRS 1 8 D2
CGS 2 3 0.6N
RD 4 1 1.5
DCOS 3 1 D3
RDS 1 3 5.0MEG
LS 3 30 .1N
LD 10 4 1N
LG 20 5 1N
.MODEL DMOS NMOS (LEVEL=3 VTO=3.0 KP=6.0)
.MODEL D1 D (IS=.5F CJO=1P BV=100 M=0.5 VJ=0.2 TT=1N)
.MODEL D2 D (IS=.5F CJO=175P BV=500 M=0.5 VJ=0.6 TT=1N RS=10M)
.MODEL D3 D (IS=.5F CJO=250P BV=500 M=0.3 VJ=.6 TT=400N RS=10M)
.ENDS
```

Manufacturing Information

Moisture Sensitivity

All plastic encapsulated semiconductor packages are susceptible to moisture ingression. Littelfuse classifies its plastic encapsulated devices for moisture sensitivity according to the latest version of the joint industry standard, **IPC/JEDEC J-STD-020**, in force at the time of product evaluation. We test all of our products to the maximum conditions set forth in the standard, and guarantee proper operation of our devices when handled according to the limitations and information in that standard as well as to any limitations set forth in the information or standards referenced below.

Failure to adhere to the warnings or limitations as established by the listed specifications could result in reduced product performance, reduction of operable life, and/or reduction of overall reliability.

This product carries a **Moisture Sensitivity Level (MSL)** classification as shown below, and should be handled according to the requirements of the latest version of the joint industry standard **IPC/JEDEC J-STD-033**.

Device	Moisture Sensitivity Level (MSL) Classification
DE150-501N04A	MSL 1

ESD Sensitivity

This product is ESD Sensitive, and should be handled according to the industry standard **JESD-625**.

Soldering Profile

Provided in the table below is the **IPC/JEDEC J-STD-020** Classification Temperature (T_C) and the maximum dwell time the body temperature of these surface mount devices may be (T_C – 5) °C or greater. The Classification Temperature sets the Maximum Body Temperature allowed for these devices during reflow soldering processes.

Device	Classification Temperature (T_c)	Dwell Time (t_P)	Maximum Reflow Cycles
DE150-501N04A	260 °C	30 seconds	3

Board Wash

Littelfuse recommends the use of no-clean flux formulations. Board washing to reduce or remove flux residue following the solder reflow process is acceptable provided proper precautions are taken to prevent damage to the device. These precautions include but are not limited to: Using a low pressure wash and providing a follow up bake cycle sufficient to remove any moisture trapped within the device due to the washing process. Due to the variability of the wash parameters used to clean the board, determination of the bake temperature and duration necessary to remove the moisture trapped within the package is the responsibility of the user (assembler). Cleaning or drying methods that employ ultrasonic energy may damage the device and should not be used. Additionally, the device must not be exposed to halide flux or solvents.

Mechanical Dimensions



N/C – DCB metalized bottom heatsink.
2500 V_{RMS} AC, 1 minute isolation to leads.
LEADS – Pre-full silver plated (1.5–4 µm).
BOTTOM SIDE OF DCB – Pre Ni plated (2–6 µm).