

**TrenchT2™**  
**GigaMOS™ HiperFET™**  
**Power MOSFET**

**IXFK520N075T2**  
**IXFX520N075T2**


$V_{DSS} = 75V$   
 $I_{D25} = 520A$   
 $R_{DS(on)} \leq 2.2m\Omega$

N-Channel Enhancement Mode  
 Avalanche Rated  
 Fast Intrinsic Diode




Symbol	Test Conditions	Maximum Ratings	
$V_{DSS}$	$T_J = 25^\circ C$ to $175^\circ C$	75	V
$V_{DGR}$	$T_J = 25^\circ C$ to $175^\circ C$ , $R_{GS} = 1M\Omega$	75	V
$V_{GSS}$	Continuous	$\pm 20$	V
$V_{GSM}$	Transient	$\pm 30$	V
$I_{D25}$	$T_C = 25^\circ C$ (Chip Capability)	520	A
$I_{L(RMS)}$	External Lead Current Limit	160	A
$I_{DM}$	$T_C = 25^\circ C$ , Pulse Width Limited by $T_{JM}$	1350	A
$I_A$	$T_C = 25^\circ C$	200	A
$E_{AS}$	$T_C = 25^\circ C$	3	J
$P_D$	$T_C = 25^\circ C$	1250	W
$T_J$		-55 ... +175	$^\circ C$
$T_{JM}$		175	$^\circ C$
$T_{stg}$		-55 ... +175	$^\circ C$
$T_L$	Maximum Lead Temperature for Soldering	300	$^\circ C$
$T_{SOLD}$	1.6 mm (0.062in.) from Case for 10s	260	$^\circ C$
$M_d$	Mounting Torque (TO-264)	1.13/10	Nm/lb.in
$F_C$	Mounting Force (PLUS247)	20..120 / 4.5..27	N/lb
<b>Weight</b>	TO-264	10	g
	PLUS247	6	g

TO-264 (IXFK)



PLUS247 (IXFX)



G = Gate      D = Drain  
 S = Source      Tab = Drain

**Features**

- International Standard Packages
- High Current Handling Capability
- Fast Intrinsic Diode
- Avalanche Rated
- Low  $R_{DS(on)}$

**Advantages**

- Easy to Mount
- Space Savings
- High Power Density

**Applications**

- DC-DC Converters and Off-Line UPS
- Primary-Side Switch
- High Speed Power Switching Applications

Symbol	Test Conditions ( $T_J = 25^\circ C$ Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
$BV_{DSS}$	$V_{GS} = 0V$ , $I_D = 3mA$	75		V
$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 8mA$	2.5		5.0 V
$I_{GSS}$	$V_{GS} = \pm 20V$ , $V_{DS} = 0V$			$\pm 200$ nA
$I_{DSS}$	$V_{DS} = V_{DSS}$ , $V_{GS} = 0V$ $T_J = 150^\circ C$			25 $\mu A$ 2 mA
$R_{DS(on)}$	$V_{GS} = 10V$ , $I_D = 100A$ , Notes 1 & 2			2.2 m $\Omega$


Symbol	Test Conditions ( $T_J = 25^\circ\text{C}$ , Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
$g_{fs}$	$V_{DS} = 10\text{V}$ , $I_D = 60\text{A}$ , Note 1	65	105	S
$C_{iss}$	$V_{GS} = 0\text{V}$ , $V_{DS} = 25\text{V}$ , $f = 1\text{MHz}$		41	nF
$C_{oss}$			4150	pF
$C_{rss}$			530	pF
$R_{GI}$	Gate Input Resistance		1.36	$\Omega$
$t_{d(on)}$	<b>Resistive Switching Times</b> $V_{GS} = 10\text{V}$ , $V_{DS} = 0.5 \cdot V_{DSS}$ , $I_D = 200\text{A}$ $R_G = 1\Omega$ (External)		48	ns
$t_r$			36	ns
$t_{d(off)}$			80	ns
$t_f$			35	ns
$Q_{g(on)}$	$V_{GS} = 10\text{V}$ , $V_{DS} = 0.5 \cdot V_{DSS}$ , $I_D = 0.5 \cdot I_{DSS}$		545	nC
$Q_{gs}$			177	nC
$Q_{gd}$			135	nC
$R_{thJC}$				$0.12^\circ\text{C/W}$
$R_{thCS}$		0.15		$^\circ\text{C/W}$

### Source-Drain Diode

Symbol	Test Conditions ( $T_J = 25^\circ\text{C}$ , Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
$I_s$	$V_{GS} = 0\text{V}$			520 A
$I_{SM}$	Repetitive, Pulse Width Limited by $T_{JM}$			1600 A
$V_{SD}$	$I_F = 100\text{A}$ , $V_{GS} = 0\text{V}$ , Note 1			1.25 V
$t_{rr}$	$I_F = 150\text{A}$ , $V_{GS} = 0\text{V}$ $-di/dt = 100\text{A}/\mu\text{s}$ $V_R = 37.5\text{V}$			150 ns
$I_{RM}$			7	A
$Q_{RM}$			357	nC


- Notes 1. Pulse test,  $t \leq 300\mu\text{s}$ , duty cycle,  $d \leq 2\%$ .  
2. Includes lead resistance.

### TO-264 Outline



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.185	.209	4.70	5.31
A1	.102	.118	2.59	3.00
b	.037	.055	0.94	1.40
b1	.087	.102	2.21	2.59
b2	.110	.126	2.79	3.20
c	.017	.029	0.43	0.74
D	1.007	1.047	25.58	26.59
E	.760	.799	19.30	20.29
e	.215BSC		5.46 BSC	
J	.000	.010	0.00	0.25
K	.000	.010	0.00	0.25
L	.779	.842	19.79	21.39
L1	.087	.102	2.21	2.59
$\varnothing P$	.122	.138	3.10	3.51
Q	.240	.256	6.10	6.50
Q1	.330	.346	8.38	8.79
$\varnothing R$	.155	.187	3.94	4.75
$\varnothing R1$	.085	.093	2.16	2.36
S	.243	.253	6.17	6.43

### PLUS247™ Outline



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.190	.205	4.83	5.21
A1	.090	.100	2.29	2.54
A2	.075	.085	1.91	2.16
b	.045	.055	1.14	1.40
b2	.075	.087	1.91	2.20
b4	.115	.126	2.92	3.20
C	.024	.031	0.61	0.80
D	.819	.840	20.80	21.34
D1	.650	.690	16.51	17.53
D2	.035	.050	0.89	1.27
E	.620	.635	15.75	16.13
E1	.545	.565	13.84	14.35
e	.215 BSC		5.45 BSC	
L	.780	.810	19.81	20.57
L1	.150	.170	3.81	4.32
Q	.220	.244	5.59	6.20
R	.170	.190	4.32	4.83

IXYS Reserves the Right to Change Limits, Test Conditions, and Dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents:	4,835,592	4,931,844	5,049,961	5,237,481	6,162,665	6,404,065 B1	6,683,344	6,727,585	7,005,734 B2	7,157,338B2
	4,860,072	5,017,508	5,063,307	5,381,025	6,259,123 B1	6,534,343	6,710,405 B2	6,759,692	7,063,975 B2	
	4,881,106	5,034,796	5,187,117	5,486,715	6,306,728 B1	6,583,505	6,710,463	6,771,478 B2	7,071,537	

Fig. 1. Output Characteristics @  $T_J = 25^\circ\text{C}$




Fig. 2. Extended Output Characteristics @  $T_J = 25^\circ\text{C}$




Fig. 3. Output Characteristics @  $T_J = 150^\circ\text{C}$




Fig. 4.  $R_{DS(on)}$  Normalized to  $I_D = 150\text{A}$  Value vs. Junction Temperature




Fig. 5.  $R_{DS(on)}$  Normalized to  $I_D = 150\text{A}$  Value vs. Drain Current







Fig. 6. Drain Current vs. Case Temperature




**Fig. 7. Input Admittance**




**Fig. 8. Transconductance**




**Fig. 9. Forward Voltage Drop of Intrinsic Diode**




**Fig. 10. Gate Charge**




**Fig. 11. Capacitance**




**Fig. 12. Forward-Bias Safe Operating Area**




**Fig. 13. Resistive Turn-on Rise Time vs. Junction Temperature**




**Fig. 14. Resistive Turn-on Rise Time vs. Drain Current**




**Fig. 15. Resistive Turn-on Switching Times vs. Gate Resistance**



**Fig. 16. Resistive Turn-off Switching Times vs. Junction Temperature**



**Fig. 17. Resistive Turn-off Switching Times vs. Drain Current**



**Fig. 18. Resistive Turn-off Switching Times vs. Gate Resistance**





Fig. 19. Maximum Transient Thermal Impedance





---

Disclaimer Notice - Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at [www.littelfuse.com/disclaimer-electronics](http://www.littelfuse.com/disclaimer-electronics).