



$V_{(BR)DSX} / V_{(BR)DGX}$	$R_{DS(on)}$ (max)	I_{DSS} (min)	Package
350V _P	22Ω	130mA	SOT-89

Features

- Offers Low $R_{DS(on)}$ at Cold Temperatures
- $R_{DS(on)}$ 22Ω max. at 25°C
- High Input Impedance
- High Breakdown Voltage: 350V_P
- Low $V_{GS(off)}$ Voltage: -1.6 to -3.9V
- Small Package Size SOT-89
- Flammability Rating UL 94 V-0

Applications

- Ignition Modules
- Normally-On Switches
- Solid State Relays
- Converters
- Telecommunications
- Power Supply

Description

The CPC3720 is an N-channel, depletion mode, field effect transistor (FET) that utilizes IXYS Integrated Circuits Division's proprietary third-generation vertical DMOS process. The third-generation process realizes world class, high voltage MOSFET performance in an economical silicon gate process. Our vertical DMOS process yields a robust device, with high input impedance, for use in high power applications. The CPC3720 is a highly reliable FET device that has been used extensively in our solid state relays for industrial and telecommunications applications.


This device excels in power applications requiring low drain-source resistance, particularly in cold environments such as automotive ignition modules. The CPC3720 offers a low, 22Ω maximum, on-state resistance at 25°C.

The CPC3720 has a minimum breakdown voltage of 350V_P, and is available in an SOT-89 package. As with all MOS devices, the FET structure prevents thermal runaway and thermal-induced secondary breakdown.

Ordering Information


Part #	Description
CPC3720CTR	N-Channel Depletion Mode FET, SOT-89 Pkg. Tape and Reel (1000/Reel)

Package Pinout



(SOT-89)

Circuit Symbol



Absolute Maximum Ratings @ 25°C

Parameter	Ratings	Units
Drain-to-Source Voltage	350	V _P
Gate-to-Source Voltage	±15	V _P
Pulsed Drain Current	600	mA
Total Package Dissipation	1.4 ¹	W
Junction Temperature	150	°C
Operational Temperature	-55 to +125	°C
Storage Temperature	-55 to +125	°C

¹ Mounted on FR4 board 1"x1"x0.062"


Absolute Maximum Ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.

Typical values are characteristic of the device at +25°C, and are the result of engineering evaluations. They are provided for information purposes only, and are not part of the manufacturing testing requirements.


Electrical Characteristics @ 25°C (Unless Otherwise Noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Drain-to-Source Breakdown Voltage	V _{(BR)DSX}	V _{GS} = -5V, I _D = 100μA	350	-	-	V _P
Gate-to-Source Off Voltage	V _{GS(off)}	V _{DS} = 5V, I _D = 1mA	-1.6	-	-3.9	V
Change in V _{GS(off)} with Temperatures	dV _{GS(off)} /dT	V _{DS} = 5V, I _D = 1μA	-	-	4.5	mV/°C
Gate Body Leakage Current	I _{GSS}	V _{GS} = ±15V, V _{DS} = 0V	-	-	100	nA
Drain-to-Source Leakage Current	I _{D(off)}	V _{GS} = -5V, V _{DS} = 350V	-	-	1	μA
		V _{GS} = -5V, V _{DS} = 280V, T _A = 125°C	-	-	1	mA
Saturated Drain-to-Source Current	I _{DSS}	V _{GS} = 0V, V _{DS} = 15V	130	-	-	mA
Static Drain-to-Source ON-State Resistance	R _{DS(on)}	V _{GS} = 0V, I _D = 130mA	-	-	22	Ω
Change in R _{DS(on)} with Temperatures	dR _{DS(on)} /dT	V _{GS} = 0V, I _D = 130mA	-	-	1.1	%/°C
Forward Transconductance	G _{FS}	I _D = 100mA, V _{DS} = 10V	225	-	-	mS
Input Capacitance	C _{ISS}	V _{GS} = -5V V _{DS} = 25V f = 1MHz	-	70	350	pF
Common Source Output Capacitance	C _{OSS}			20	60	
Reverse Transfer Capacitance	C _{RSS}			10	60	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 25V I _D = 150mA V _{GS} = 0V to -10V R _{gen} = 50Ω	-	20	-	ns
Rise Time	t _r			10		
Turn-Off Delay Time	t _{d(off)}			20		
Fall time	t _f			50		
Source-Drain Diode Voltage Drop	V _{SD}	V _{GS} = -5V, I _{SD} = 150mA	-	0.6	1.8	V
Thermal Impedance (Junction to Ambient)	θ _{JA}	-	-	90	-	°C/W

Switching Waveform & Test Circuit



PERFORMANCE DATA*



*Unless otherwise noted, data presented in these graphs is typical of device operation at 25°C .

Manufacturing Information

Moisture Sensitivity



All plastic encapsulated semiconductor packages are susceptible to moisture ingress. IXYS Integrated Circuits classifies its plastic encapsulated devices for moisture sensitivity according to the latest version of the joint industry standard, **IPC/JEDEC J-STD-020**, in force at the time of product evaluation. We test all of our products to the maximum conditions set forth in the standard, and guarantee proper operation of our devices when handled according to the limitations and information in that standard as well as to any limitations set forth in the information or standards referenced below.

Failure to adhere to the warnings or limitations as established by the listed specifications could result in reduced product performance, reduction of operable life, and/or reduction of overall reliability.

This product carries a **Moisture Sensitivity Level (MSL)** classification as shown below, and should be handled according to the requirements of the latest version of the joint industry standard **IPC/JEDEC J-STD-033**.

Device	Moisture Sensitivity Level (MSL) Classification
CPC3720C	MSL 1

ESD Sensitivity



This product is ESD Sensitive, and should be handled according to the industry standard **JESD-625**.

Soldering Profile

Provided in the table below is the **IPC/JEDEC J-STD-020** Classification Temperature (T_C) and the maximum dwell time the body temperature of these surface mount devices may be ($T_C - 5$)°C or greater. The Classification Temperature sets the Maximum Body Temperature allowed for these devices during reflow soldering processes.

Device	Classification Temperature (T_C)	Dwell Time (t_p)	Max Reflow Cycles
CPC3720C	260°C	30 seconds	3


Board Wash

IXYS Integrated Circuits recommends the use of no-clean flux formulations. Board washing to reduce or remove flux residue following the solder reflow process is acceptable provided proper precautions are taken to prevent damage to the device. These precautions include but are not limited to: using a low pressure wash and providing a follow up bake cycle sufficient to remove any moisture trapped within the device due to the washing process. Due to the variability of the wash parameters used to clean the board, determination of the bake temperature and duration necessary to remove the moisture trapped within the package is the responsibility of the user (assembler). Cleaning or drying methods that employ ultrasonic energy may damage the device and should not be used. Additionally, the device must not be exposed to halide flux or solvents.




MECHANICAL DIMENSIONS

CPC3720C



CPC3720CTR Tape & Reel



For additional information please visit our website at: www.ixysic.com