

#### Expertise Applied | Answers Delivered

## LF21064N

### **High-Side / Low-Side Gate Driver**

#### **Features**

- Floating high-side driver in bootstrap operation to 600V
- Drives two N-channel MOSFETs or IGBTs in a half bridge configuration
- Outputs tolerant to negative transients
- Wide logic and low side gate driver supply voltage: 10V to 20V
- Wide logic supply voltage offset voltage: -5V to 5V
- Logic input (HIN and LIN) 3.3V capability
- Schmitt triggered logic inputs with internal pull down
- Under Voltage Lockout (UVLO) for high and low side drivers
- Extended temperature range:-40°C to +125°C

### **Applications**

- DC-DC Converters
- AC-DC Inverters
- Motor Controls
- Class D Power Amplifiers

### **Description**


LF21064N is a high voltage, high speed gate driver capable of driving N-channel MOSFETs and IGBTs in a half bridge configuration. The high voltage technology enables the LF21064N's high side to switch to 600V in a bootstrap operation.

LF21064N logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction. LF21064N is offered in SOIC(N)-14 packages and operates over the extended temperature range of -40°C to +125°C



SOIC(N)-14

### **Typical Application**



### **Ordering Information**

Year Year Week Week

| Part#      | Package    | Pack / Qty | Mark                      |
|------------|------------|------------|---------------------------|
| LF21064NTR | SOIC(N)-14 | T&R / 2500 | YYWW<br>LF21064N<br>LOTID |












## High-Side / Low-Side Gate Driver

## 1 Specification

## 1.1 Pin Diagrams



Top View: SOIC(N)-14,

LF21064N

### **1.2 Pin Descriptions**

| Pin#     | Pin Name        | Pin Type   | Pin Description                                                                     |
|----------|-----------------|------------|-------------------------------------------------------------------------------------|
| 1        | V <sub>cc</sub> | Power      | Low-side and logic fixed supply                                                     |
| 2        | HIN             | Input      | Logic input for high-side gate driver output, in phase with HO (referenced to VSS). |
| 3        | LIN             | Input      | Logic input for low side gate driver output, in phase with LO (referenced to VSS)   |
| 4        | NC              | No connect | Not connected internally                                                            |
| 5        | VSS             | Power      | Logic ground                                                                        |
| 6        | COM             | Power      | Low-side return                                                                     |
| 7        | LO              | Output     | Low-side gate drive output                                                          |
| 8, 9, 10 | NC              | No Connect | Not connected internally                                                            |
| 11       | V <sub>s</sub>  | Power      | High-side floating supply return                                                    |
| 12       | НО              | Output     | High-side gate drive output                                                         |
| 13       | V <sub>B</sub>  | Power      | High-side floating supply                                                           |
| 14       | NC              | No connect | Not connected internally                                                            |





# High-Side / Low-Side Gate Driver

#### 1.3 Absolute Maximum Ratings

| Parameter                                | Symbol              | Min                  | Max                  | Unit |
|------------------------------------------|---------------------|----------------------|----------------------|------|
| High side floating supply voltage        | V <sub>B</sub>      | -0.3                 | +624                 | V    |
| High side floating supply offset voltage | V <sub>s</sub>      | V <sub>B</sub> -24   | V <sub>B</sub> +0.3  | V    |
| High side floating output voltage        | V <sub>HO</sub>     | V <sub>s</sub> -0.3  | V <sub>B</sub> +0.3  | V    |
| Offset supply voltage transient          | dV <sub>s</sub> /dt |                      | 50                   | V/ns |
| Low side fixed supply voltage            | V <sub>cc</sub>     | -0.3                 | +24                  | V    |
| Low side output voltage                  | V <sub>LO</sub>     | -0.3                 | V <sub>cc</sub> +0.3 | V    |
| Logic supply offset voltage              | V <sub>ss</sub>     | V <sub>cc</sub> -24  | V <sub>cc</sub> +0.3 | V    |
| Logic input voltage (HIN and LIN)        | V <sub>IN</sub>     | V <sub>ss</sub> -0.3 | V <sub>CC</sub> +0.3 | V    |
| Package power dissipation                | P <sub>D</sub>      |                      | 1.0                  | W    |
| Junction Operating Temperature           | T,                  |                      | +150                 | °C   |
| Storage Temperature                      | T <sub>STG</sub>    | -55                  | +150                 | °C   |

Unless otherwise specified all voltages are referenced to COM . All electrical ratings are at  $T_A = 25$  °C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### 1.4 Thermal Characteristics

| Parameter           | Symbol          | Rating | Unit |
|---------------------|-----------------|--------|------|
| Junction to ambient | Ø <sub>JA</sub> | 120    | °C/W |

When mounted on a standard JEDEC 2-layer FR-4 board - JESD51-3





## High-Side / Low-Side Gate Driver

### **1.5 Recommended Operating Conditions**

| Parameter                                  | Symbol          | Min                 | Max                 | Unit |
|--------------------------------------------|-----------------|---------------------|---------------------|------|
| High side floating supply absolute voltage | V <sub>B</sub>  | V <sub>s</sub> + 10 | V <sub>s</sub> + 20 | V    |
| High side floating supply offset voltage   | V <sub>s</sub>  | NOTE 1              | 600                 | V    |
| High side floating output voltage          | V <sub>HO</sub> | V <sub>s</sub>      | V <sub>B</sub>      | V    |
| Low side fixed supply voltage              | V <sub>cc</sub> | 10                  | 20                  | V    |
| Low side output voltage                    | V <sub>LO</sub> | 0                   | V <sub>cc</sub>     | V    |
| Logic input voltage (HIN & LIN)            | V <sub>IN</sub> | V <sub>SS</sub>     | V <sub>ss</sub> + 5 | V    |
| Logic ground                               | V <sub>ss</sub> | -5                  | 5                   | V    |
| Ambient temperature                        | T <sub>A</sub>  | -40                 | 125                 | °C   |

Unless otherwise specified all voltages are referenced to COM

**NOTE1** High-side driver remains operational for  $V_s$  transients down to -5V







## High-Side / Low-Side Gate Driver

Expertise Applied | Answers Delivered

#### 1.6 DC Electrical Characteristics

 $V_{cc} = V_{BS} = 15V$ ,  $T_A = 25$  °C and  $V_{SS} = V_{COM} = 0V$ , unless otherwise specified.

The  $V_{\rm IM}$  and  $I_{\rm IM}$  parameters are applicable to both logic input pins: HIN and LIN . The  $V_{\rm 0}$  and  $I_{\rm 0}$  parameters are applicable to the respective output pins: HO and LO and are referenced to COM

| Parameter                                                     | Symbol                 | Conditions                               | MIn | Тур  | Max | Unit |
|---------------------------------------------------------------|------------------------|------------------------------------------|-----|------|-----|------|
| Logic "1" input voltage                                       | V <sub>IH</sub>        | $V_{cc} = 10 \text{ V to } 20 \text{ V}$ | 2.5 |      |     |      |
| Logic "0" input voltage                                       | V <sub>IL</sub>        | Note2                                    |     |      | 0.6 |      |
| Logic input voltage hysteresis                                | V <sub>IN(HYS)</sub>   |                                          |     | 0.3  |     | V    |
| High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub> | V <sub>OH</sub>        | I <sub>o</sub> = 2mA                     |     | 0.05 | 0.2 |      |
| Low level output voltage, V <sub>o</sub>                      | V <sub>OL</sub>        | $I_0 = 2mA$                              |     | 0.02 | 0.1 |      |
| Offset supply leakage current                                 | I <sub>LK</sub>        | VB = VS = 600V                           |     |      | 50  |      |
| Quiescent V <sub>BS</sub> supply current                      | I <sub>BSQ</sub>       | V <sub>IN</sub> = 0V or 5V               | 20  | 75   | 130 |      |
| Quiescent V <sub>cc</sub> supply current                      | I <sub>CCQ</sub>       | V <sub>IN</sub> = 0V or 5V               | 60  | 120  | 180 | μΑ   |
| Logic "1" input bias current                                  | I <sub>IN+</sub>       | V <sub>IN</sub> = 5V                     |     | 5    | 20  |      |
| Logic "0" input bias current                                  | I <sub>IN-</sub>       | V <sub>IN</sub> = 0V                     |     |      | 5   |      |
| V <sub>BS</sub> UVLO off positive going threshold             | $V_{BSUV}$             |                                          | 8.0 | 8.9  | 9.8 |      |
| V <sub>BS</sub> UVLO enable negative going threshold          | V <sub>BSUV-</sub>     |                                          | 7.4 | 8.2  | 9.0 |      |
| V <sub>cc</sub> UVLO hysteresis                               | V <sub>CCUV(HYS)</sub> |                                          | 0.3 | 0.7  |     |      |
| V <sub>cc</sub> UVLO off positive going threshold             | V <sub>CCUV+</sub>     |                                          | 8.0 | 8.9  | 9.8 | V    |
| V <sub>cc</sub> UVLO enable negative going threshold          | V <sub>CCUV-</sub>     |                                          | 7.4 | 8.2  | 9.0 |      |
| V <sub>BS</sub> UVLO hysteresis                               | V <sub>BSUV(HYS)</sub> |                                          | 0.3 | 0.7  |     |      |
| Output high short circuit pulsed current                      | I <sub>O+</sub>        | $V_0 = 0V,$<br>$t \le 10 \ \mu s$        | 130 | 290  |     | A    |
| Output low short circuit pulsed current                       | I <sub>o-</sub>        | $V_0 = 15V,$<br>t \le 10 \mus            | 270 | 600  |     | - mA |

**NOTE2** For optimal operation, it is recommended the input pulse (to HIN and LIN) should have a minimum amplitude of 2.5V with a minimum pulse width of 440ns.





### High-Side / Low-Side Gate Driver


#### 1.7 AC Electrical Characteristics

 $V_{CC} = V_{BS} = 15V$ ,  $V_{SS} = V_{COM} = 0V$ ,  $C_L = 1000 pF$ , and  $T_A = 25 \, ^{\circ}C$ , unless

| Parameter                  | Symbol           | Conditions                              | Min | Тур | Max | Unit |
|----------------------------|------------------|-----------------------------------------|-----|-----|-----|------|
| Turn-on propagation delay  | t <sub>on</sub>  | $V_s = 0V$                              |     | 220 | 300 |      |
| Turn-off propagation delay | t <sub>OFF</sub> | $V_{s} = 0 \text{ V or } 600 \text{ V}$ |     | 200 | 280 |      |
| Propagation delay matching | t <sub>DM</sub>  |                                         |     | 0   | 30  | ns   |
| Turn-on rise time          | t <sub>r</sub>   | $V_s = 0V$                              |     | 100 | 220 |      |
| Turn-off fall time         | t <sub>f</sub>   | $V_s = 0V$                              |     | 35  | 80  |      |

### **2 Functional Description**

### 2.1 Functional Block Diagram




### High-Side / Low-Side Gate Driver

### 2.2 Timing Waveforms

Figure 1. Input / Output Logic Diagram

Figure 2. Inout-to-Output Delay Timing Diagram








Figure 3. Delay Matching Waveform



#### High-Side / Low-Side Gate Driver

#### 2.3 Application Information



**Figure 4.** Single phase (of four) for Stepper motor driver application using the LF21064N

- RRG1 and RRG2 values are typically between  $0\Omega$  and  $10\Omega$ , exact value decided by MOSFET junction capacitance and drive current of gate driver;  $10\Omega$  is used in this example.
- It is **highly recommended** that the input pulse (to HIN and LIN) should have a minimum amplitude of 2.5V (for  $V_{cc}$ =15V) with a minimum pulse width of 440ns.
- RG1 and RG2 values are typically between  $10\Omega$  and  $100\Omega$ , exact value decided by MOSFET junction capacitance and drive current of gate driver;  $50\Omega$  is used in this example.
- RB1 value is typically between  $3\Omega$  and  $20\Omega$ , exact value depending on bootstrap capacitor value and amount of current limiting required for bootstrap capacitor charging;  $10\Omega$  is used in this example. Also DB should be an ultra fast diode of 1A rating minimum and voltage rating greater than system operating voltage.







### High-Side / Low-Side Gate Driver

#### **3 Performance Data**

Unless otherwise noted  $V_{CC} = V_{BS} = 15V$ ,  $T_A = 25$  °C,  $V_{SS} = V_{COM} = 0V$  and values are typical.

Figure 5. Turn-on Propagation Delay vs. Supply Voltage




Figure 6. Turn-on Propagation Delay vs. Temperature




Figure 7. Turn-off Propagation Delay vs. Supply Voltage




Figure 8. Turn-off Propagation Delay vs. Temperature








Figure 9. Rise Time vs. Supply Voltage




Figure 10. Rise Time vs. Temperature




Figure 11. Fall Time vs. Supply Voltage




Figure 12. Fall Time vs. Temperature








Figure 13. Quiescent Current vs. Supply Voltage




Figure 14. Quiescent Current vs. Temperature




Figure 15. Delay Matching vs. Supply Voltage




Figure 16. Delay Matching vs. Temperature








Figure 17. Output Source Current vs. Supply Voltage




Figure 18. Output Source Current vs. Temperature




Figure 19. Output Sink Current vs. Supply Voltage




Figure 20. Output Sink Current vs. Temperature










Figure 21. Logic 1 Input Voltage vs. Supply Voltage




Figure 22. Logic 1 Input Voltage vs. Temperature




Figure 23. Logic 0 Input Voltage vs. Supply Voltage





Figure 24. Logic 0 Input Voltage vs. Temperature







**Figure 25.**  $V_{CC}$  UVLO vs. Temperature




Figure 26. V<sub>BS</sub> UVLO vs. Temperature





Figure 27. Offset Supply Leakage Current Temperature





### High-Side / Low-Side Gate Driver

### 4 Manufacturing Information

#### 4.1 Moisture Sensitivity



All plastic encapsulated semiconductor packages are susceptible to moisture ingression. Littelfuse Integrated Circuits Division classified all of its plastic encapsulated devices for moisture sensitivity according to the latest version of the joint industry standard, **IPC/JEDEC J-STD-020**, in force at the time of product evaluation. We test all of our products to the maximum conditions set forth in the standard, and guarantee

proper operation of our devices when handled according to the limitations and information in that standard as well as to any limitations set forth in the information or standards referenced below.

Failure to adhere to the warnings or limitations as established by the listed specifications could result in reduced product performance, reduction of operable life, and/or reduction of overall reliability.

This product carries a **Moisture Sensitivity Level (MSL)** rating as shown below, and should be handled according to the requirements of the latest version of the joint industry standard **IPC/JEDEC J-STD-033**.

| Device   | Moisture Sensitivity Level (MSL)<br>Classification |
|----------|----------------------------------------------------|
| LF21064N | MSL3                                               |

#### 4.2 ESD Sensitivity



This product is ESD Sensitive, and should be handled according to the industry standard JESD-625.

#### 4.3 Reflow Profile

Provided in the table below is the IPC/JEDEC J-STD-020 Classification Temperature ( $T_c$ ) and the maximum dwell time the body temperature of these surface mount devices may be ( $T_c$  - 5)°C or greater. The Classification Temperature sets the Maximum Body Temperature allowed for these devices during reflow soldering processes.

| Device   | Classification<br>Temperature(Tc) | Dwell Time (tp) | Max<br>Reflow Cycles |  |
|----------|-----------------------------------|-----------------|----------------------|--|
| LF21064N | 260°C                             | 30 seconds      | 3                    |  |













### High-Side / Low-Side Gate Driver

#### 4.4 Board Wash

Littelfuse recommends the use of no-clean flux formulations. Board washing to reduce or remove flux residue following the solder reflow process is acceptable provided proper precautions are taken to prevent damage to the device. These precautions include but are not limited to: using a low pressure wash and providing a follow up bake cycle sufficient to remove any moisture trapped within the device due to the washing process. Due to the variability of the wash parameters used to clean the board, determination of the bake temperature and duration necessary to remove the moisture trapped within the package is the responsibility of the user (assembler). Cleaning or drying methods that employ ultrasonic energy may damage the device and should not be used. Additionally, the device must not be exposed to halide flux or solvents.














### High-Side / Low-Side Gate Driver

### 5 Package Dimensions: SOIC(N)-14



- Controlling dimension: inches
- Molded package dimensions do not include mold flash or protrusion. Mold flash or protrusion shall not exceed 6 mils per side.
- Formed leads shall be planar with respect to one another within 4 mils referenced from the seating plane.
- 4. The bottom package lead side may be bigger than the top package lead side by 4 mils (2 mils per side). Bottom package dimension shall follow dimension stated in this drawing.
- 5. This drawing conforms to JEDEC REF. MS-012 Rev. E.

#### **Important Notice**

Disclaimer Notice - Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at https://www.littelfuse.com/disclaimer-electronics.

Specification: DS-LF21064N-R01 ©Copyright 2021, Littelfuse, Inc. All rights reserved. Printed in USA. 09 / 30 / 2021



